This work estimates electrical and transfer-characteristic fluctuations in 16-nm-gate high-/metal gate (HKMG) metal-oxide-semiconductor field effect transistor (MOSFET) devices and inverter circuit induced by random interface traps (ITs) at high-/silicon interface. Randomly generated devices with two-dimensional (2D) ITs at HfO 2 /Si interface are incorporated into quantum-mechanically corrected 3D device simulation. Device characteristics, as influenced by different degrees of fluctuation, are discussed in relation to random ITs near source and drain ends. Owing to a decreasing penetration of electric field from drain to source, the drain induced barrier lowering (DIBL) of the edvice decreases when the number of ITs increases. In contrast to random-dopant fluctuation, the screening effect of device's inversion layer cannot effectively screen potential's variation; thus, devices still have noticeable fluctuation of gate capacitance (C G ) under high gate bias. The cutoff frequency decreases as increasing the number of ITs owing to the decreasing transconductance and increasing C G . Decreasing on-state current and increasing C G further result in increasing intrinsic gate delay time () when the number of ITs increases. The fluctuation magnitude of DIBL, cutoff frequency, and above is increased as the number of ITs increases. Even for cases with the same number of random ITs, noise margins (NMs) of the 16-nm-gate complementary metal-oxide-semiconductor inverter circuit are still quite different due to the different distribution of random ITs. The NMs of inverter circuit increase as the number of random ITs increases; however, the NMs' fluctuations are increased due to the more sources of fluctuation at HfO 2 /Si interface of HKMG devices. #
Introduction
Silicon-based devices are scaled down continuously according to Moore's law. 1) More and more challenges have to be overcome for advanced device technologies; one of them is the management of process variation and random fluctuation.
2) With device scaling, various randomness effects resulting from the random nature of manufacturing process, such as ion implantation, diffusion, and thermal annealing, have induced significant characteristic fluctuations in nanometer scale complementary metal-oxide-semiconductor (nano-CMOS); [3] [4] [5] [6] [7] in particular, threshold voltage (V th ) fluctuation is crucial for design window, noise margin, yield, stability, and reliability of nano-CMOS integrated circuits. High-/metal gate (HKMG) technology for maintaining device characteristics and suppressing device's intrinsic parameter fluctuation is introduced. [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] However, emerging fluctuation source, the random interface traps (ITs) at high-/silicon interface degrades device characteristic. [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] Recently, one-dimensional (1D) and 2D random ITs at high-/silicon interface were proposed for DC characteristic fluctuation simulation of sub-45-nm CMOS devices. 9, 16, 21) But much less attention has been paid to device's AC and transfer-characteristic fluctuations of a nano-CMOS inverter circuit caused by random ITs. In addition, randomness of IT's positions in devices makes the fluctuation of gate capacitance of a device nonlinear.
In this work, DC/AC and transfer-characteristic fluctuations, induced by random ITs at HfO 2 /Si interface, of 16-nm-gate HKMG metal-oxide-semiconductor field effect transistor (MOSFET) device and inverter circuit are studied by using an experimentally calibrated 3D device simulation. Because random ITs exhibit a spike of local energy barrier and trap majority carriers, for the N-MOSFETs, electrons are trapped by acceptor-like traps and result in high V th . Therefore, all fluctuated drain current-gate voltage (I D -V G ) curves are shifted right; similarly, the fluctuated I D -V G curves are shifted left for the P-MOSFETs. The fluctuation of drain current is pronounced resulting from random ITs at sub-threshold regions; however, it is reduced as V G increases due to inversion charges filling the interface states and minimizing their impact. Nevertheless, the existing random ITs at the HfO 2 /Si interface weakens the screening effect, in contrast to random dopant fluctuation (RDF). 5) For the same number of ITs, simulated device samples with similar I on but different I off may disclose the effect of random ITs' position on the off-state potential; in particular, ITs near source end alter potential barrier significantly. Large number of random ITs not only implies high density of ITs at HfO 2 /Si interface but also scatters high-field transport of inversion-layer carriers; consequently, it raises V th and impacts the on-state conducting current path, in spite of maintaining similar offstate current. In addition, drain-induced barrier lowering (DIBL), transconductance (g m ), output resistance (r o ), and gate capacitance (C G ) 1) are governed by random ITs; the cutoff frequency decreases owing to the decreasing g m and increasing C G . The intrinsic gate delay time () increases because of decreasing the on-state current and increasing C G , as the number of ITs increases. The noise margin fluctuation (NM) of a CMOS inverter circuit is thus analyzed and compared with the results of RDF. Even for cases with the same number of random ITs, NMs are still quite different due to the different distribution of random ITs. Both NM high (NM H ) and NM low (NM L ) increase as the number of random ITs increases. Because NM is directly proportional to V th , NM is also increased due to the more sources of fluctuation at This paper is organized as follows. In x2, we brief the random ITs fluctuation (ITF) simulation procedure. In x3, we discuss DC/AC and transfer-characteristic fluctuations of the studied device and circuit. Finally, we draw conclusion and suggest future work.
ITF Simulation Procedure
The devices we studied are the 16-nm-gate MOSFETs (width: 16 nm) with amorphous-based titanium nitride/ hafnium oxide (TiN/HfO 2 ) gate stacks and an effective oxide thickness (EOT) of 0.8 nm, as shown in Fig. 1(a) . We first calibrate the nominal DC characteristic of the studied HKMG devices according to ITRS roadmap for low operating power, which was experimentally quantified in our recent study. 32) Note that all adopted material properties, device settings, and characteristics follow our recent study, 8) where the threshold voltage of the 16-nm-gate N-MOSFETs is equal to 250 mV (À250 mV for P-MOSFETs). For ITF simulation, we first randomly generate 753 ITs in a large 2D plane, where the size of plane is (224 nm) 2 , as shown in Fig. 1(b) ; thus, the concentration in the entire plane is about 1:5 Â 10 12 cm À2 and the equivalent total number of generated traps follows the Poisson distribution. The entire plane is then partitioned into many sub-planes (the size of each sub-plane is 16 Â 16 nm 2 ), where the number of random traps in all sub-planes (area: 16 Â 16 nm 2 ) may vary from 0 to 8 and the average number is 4. To perform 3D device simulation with 2D ITF for each randomly generated device sample, we assume each IT has same area of (2 nm) 2 , as shown in Fig. 1(a) , and assign each individual IT's density within its area. Each IT's density on the sub-plane is randomly assigned according to the relation of trap's density versus trap's energy. 9, 22, 23) The procedure is repeated until all sub-regions are assigned; thus, the entire IT's density at HfO 2 /Si interface of each device vary from 0:8 Â 10 10 to 6 Â 10 11 eV À1 cm À2 . 24, 25, [33] [34] [35] [36] Therefore, 196 randomly generated 3D device samples with 2D random ITs at HfO 2 / Si interface are simulated to assess the influence of ITF.
Owing to lack of well-established compact models for the 16-nm-gate CMOS devices, by using the coupled devicecircuit simulation technique, [3] [4] [5] the circuit level fluctuations are estimated for the CMOS inverter circuit, as shown in Fig. 1(c) , where the flowchart of coupled device-circuit simulation is shown in Fig. 1(d) . To estimate the inverter's NM property, electrical characteristics of each randomly generated device in the tested circuit are first calculated by the 3D device simulation. The obtained result is then used as devices' terminal characteristics in the coupled device- 12 cm À2 and the total number of generated traps follows the Poisson distribution. The energy of each random interface trap on the plane is assigned according to a distribution of trap's density. 9, 22, 23) Then, the entire plane is partitioned into subplanes (size: 16 Â 16 nm 2 ), where the number of random interface traps in every sub-plane may vary from 1 to 8 and the average number is 4. Consequently, the density of interface traps at the 16 Â 16 nm 2 interface of HfO 2 /Si film is varying from 0:8 Â 10 10 to 6 Â 10 11 eV À1 cm À2 . (c) The totally random generated N-and P-MOSFET devices are simulated for noise margin calculation of 16-nm CMOS inverter circuit using coupled device-circuit simulation. circuit steady-state simulation. The nodal equations of the tested inverter circuit are formulated and then directly coupled to the device transport equations (in the form of a large matrix that contains both circuit and device equations), which are solved simultaneously to obtain the circuit transfer characteristics. We notice that the device characteristics obtained by device simulation, such as distributions of potential and current density, are input in the inverter circuit simulation through device's contact terminals. Notably, to explore influences of combined RDs and random ITs on NMs of CMOS inverter circuit, the random dopants and random ITs are generated respectively, and then randomly positioned into device channel at HfO 2 /Si interface of each device simultaneously. Simulation method of RDF follows the details appearing in our earlier work. [3] [4] [5] 32) 
Results and Discussion
We first compare the random ITs-induced V th (V th,ITs ) calculated by the 1D and 2D approaches, as listed in Table I , the 1D calculation (V th,ITs ¼ 15 mV) is lower than that of our calculation owing to without considering random distribution of ITs along finite width direction in the 1D simulation. Figure 2 where each symbol shows each random IT-fluctuated result. As shown in Fig. 2(d) , the value of V th is determined from a current criterion that the drain current larger than 10 À7 Â ðW=LÞA, where L and W are the gate length and width, respectively. The V th increases (and then the on-/off-state current decreases accordingly) as the number of ITs increases. The simulated V th,ITs is 26.3 mV which is smaller than the results of RDF (V th,RDs ¼ 43 mV). The random ITs-position-induced different fluctuations of characteristics in spite of the same number of ITs, as marked by open bar in inset of Fig. 2(d) , where the magnitude of the spread characteristics increases as the number of ITs increases. To focus on the impact of random ITs on physical characteristic, Fig. 3(a) shows I off -I on plot of the 16-nm-gate N-MOSFETs induced by random ITs; light-pink dots are for device whose number of random ITs is equal or greater than 4, and the rest Fig. 3(c) positioning away from the source end have weakened interaction with mobile electrons due to the relatively larger drift velocity and electron transport energy, many local spikes of potential barriers still effectively impede surface current conduction which is even stronger than that of ITs appearing in the source end, as shown in Fig. 3(d  00 ) . Thus, the device with random ITs of Fig. 3 (c) has minimal I on , compared with the case of Fig. 3(d) . The random ITs-fluctuated DIBL effect is pronounced for the 16-nm-gate N-MOSFETs, as shown in Fig. 4(c) . In the weak inversion region there is a potential barrier at the channel region owing to a balance between drift and diffusion current. The barrier height decreases as V D increases, as shown in Fig. 4(a) ; it results in an increased I D , as shown in Fig. 4(b) , which is controlled not only by V G , but also by V D . The DIBL effect could be observed through the I D -V G curves of a device under the linear (V D ¼ 0:05 V) and saturated (V D ¼ 0:8 V) cases, as shown in Fig. 4(b) , deriving by the lateral shift of V th divided the difference of V D in inset of Fig. 4(c) . Gate capacitance of MOSFET devices is one of important AC parameters, comparison between the 1D ITF simulation and our approach is listed in Table I for V G ¼ 0:4 and 0.8 V. V G calculated by 1D method is underestimated. Figure 6 12.5x10 -6 15.0x10 -6 17.5x10 -6 20.0x10 -6 22.5x10 effect, which was also observed for devices under influence of RDF. 5) The normalized C G fluctuation versus V G , as shown in Fig. 6(b) , is normalized by the nominal C G . The result implies the importance of random-ITs-position effect. Notably devices with high V G , the screening effect of the inversion layer of the devices can not effectively screen the variation of potential, and thus, the normalized C G still suffers from sizeable fluctuation which is different from RDF's results. 5) The results of g m and C G enables us to estimate the cutoff frequency and intrinsic gate delay time of the studied 16-nm-gate N-MOSFETs, as shown in Figs. 6(c) and 6(d), respectively, where the insets give the definition of these quantities. The cutoff frequency is decreased and is increased as the number of ITs increases. With the decreasing g m and increasing C G , the cutoff frequency of the device decreases with increasing ITs' number. is increased as the dopant number increases due to the decreasing onstate current and increasing C G . Their fluctuation magnitude is increased as the number of ITs increases. The random ITs' effect not only causes fluctuations in V th and I D but also affects C G of the transistor. For the 16-nm-gate PMOSFETs, not shown here, we do perform similar simulations, in order to study the NM of the 16-nm-gate CMOS inverter circuit. Table II Table II , the NM L,RDs+ITs and NM H,RDs+ITs resulting from the combined random ITs and random dopants are 37.6 and 33.1 mV. Therefore, the iid assumption with respect to RDs and ITs may not always hold because it does not consider the interaction between ITF and RDF (the results according to iid assumption are 7.5 and 9.1% overestimation) which should be subject to further studies.
Conclusions
In this study, we have focused on electrical and transfercharacteristic fluctuations in 16-nm-gate TiN/HfO 2 MOSFET devices and inverter circuit induced by random ITs at HfO 2 /Si interface. The preliminary findings of this study indicate the random ITs' effect not only causes fluctuations in V th and current but also affects the gate capacitance of the transistor. In contrast to random-dopant fluctuation, the screening effect of inversion layer cannot effectively screen potential's variation; thus, devices still have noticeable fluctuation of gate capacitance under high gate bias. The DIBL and the cutoff frequency decrease, and the intrinsic gate delay time increases as the number of ITs increases together with their increased fluctuation. The NMs of inverter circuit increase as the number of random ITs increases; however, the NMs' fluctuations are also increased due to the more sources of fluctuation at HfO 2 /Si interface of HKMG devices. Random ITs near the source end result in significant locally enhanced spikes of surface potential which not only fluctuates V th but also perturbs carrier's transport. Additionally, the interaction between RDs and ITs should be subject to further investigation for clearer understandings. Reduction of the fluctuation resulting from random ITs at HfO 2 /Si interface could be explored by reducing the entire density of random ITs; for example, if the entire IT's density vary from 0:8 Â 10 9 to 6 Â 
